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Abstract
The Instruction Scratchpad Timing Analysis Program (ISPTAP) is a static timing analysis
tool developed for the D–ISP (dynamic instruction scratchpad). It features the timing anal-
ysis of the CarCore and the ARM Cortex M0 processors and supports common instruction
memories of embedded systems, like caches and scratchpads. In this report we describe the
timing analysis tool including the timing models of the supported architectures. To validate
the timing models we quantify the overestimation of the calculated WCETs compared to the
measured execution times obtained from cycle-accurate processor simulators. Furthermore,
we describe the usage and the configuration of the ISPTAP tool.
1 Introduction
The ISPTAP tool was developed during the work on the D–ISP (dynamic instruction scratch-
pad) [30] to quantify its impact on the WCET (worst-case execution time). Since its modular
design, supporting multiple architectures and instruction memory types, it is also intended to be
used for other purposes. Therefore, we will describe the architecture of the tool and give a short
validation of the supported architectures. Currently, ISPTAP supports two processor architec-
tures: The CarCore [35] (with the Infineon TriCore ISA [48]) and the ARM Cortex M0 [5] (the
smallest processor implementing the ARMv6-M architecture [4]).
The Section 2 of the report describes the ISPTAP tool and is adopted from [30] extended
by the timing model specification of the ARM Cortex M0 processor. Furthermore, in Section 3
we describe the usage of the tool and its configuration files. The Section 4 provides additional
information regarding the licence and the availability of ISPTAP.
2 ISPTAP – A Static Timing Analysis Tool for the D–ISP
The Instruction Scratchpad Timing Analysis Program (ISPTAP) supports the program flow analy-
sis, the pipeline analysis for the CarCore and the ARM Cortex M0 processor, and memory analysis
for common instruction memories in embedded systems. For the description of the applied state-
of-the-art low-level analysis techniques of the supported instruction memories and their extensions
for the Dynamic Instruction Scratchpad (D–ISP [34, 33, 32]) refer to [30]. The proposed tool is
targeted to the analysis of simple processor architectures (without branch prediction, prefetching,
out-of-order execution, or any other speculation) and only provides a subset of common methods
of static timing analysis that are useful for the instruction memories under observation. So the
feature set of ISPTAP is much smaller than for commercial or research WCET tools like aiT [21] or
OTAWA [7], which support e.g. data memory analysis including address analysis for data accesses,
out-of-order execution, branch predictor analysis, loop bound determination, recursion, run-time
optimisations (for large applications), and IDE integration. The ISPTAP tool was developed in
C++ bearing in mind to easily replace or enhance parts/steps of the analysis and extend the
supported memory types. An overview of the ISPTAP tool is depicted in Figure 1 showing the
data flow of the WCET analysis. The classical division of a static analysis consists of the three
steps: program flow analysis, low-level analysis, and WCET calculation as e.g. described in [14].
In the figure the low-level analysis is split into pipeline analysis and instruction memory analysis
to show that these steps are separated and to highlight the main focus of the ISPTAP tool, which
is the instruction memory analysis. These four steps performed by ISPTAP during static timing
analysis are shortly described as:
• Program Flow Analysis: The executable of the program under analysis is split into basic
blocks, connected in a control flow graph, and enriched with loop bounds to model the
possible flow through the application.
• Pipeline Execution Cost Analysis: For each basic block the execution cost is determined
without taking the memory system into account.
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Figure 1: Analysis steps and data flow of ISPTAP
• Instruction Memory Cost Analysis: Depending on the memory type that is used in
system configuration the cost caused by the instruction memory system is determined and
added to the basic blocks as memory penalty.
• WCET Calculation: By finding the worst-case path of the application taking the cost
of pipeline and memory for each basic block and the program structure into account the
WCET estimation is calculated.
The analysis steps are described briefly in the following sections. Also a brief validation of the
employed pipeline timing models is presented.
2.1 Program Parsing and Structural Representation
2.1.1 Executable Parsing
The application that is to be analysed has to be provided as linked executable, because it contains
the addresses of data and instructions of the application as it will be run on the system. The
knowledge of the addresses is of importance for the timing analysis, because the execution cost of
a program is sensitive to the alignment of code and data. During this analysis step the application
is split into basic blocks, which will be connected to a control flow graph per function. Calls to
other functions are represented as nodes in the control flow graphs. ISPTAP also supports indirect
jumps and calls by the help of user annotations that contain their possible target addresses.
2.1.2 Program Representation
To represent the structure of the entire application under observation that contains the entry
function (e.g. the main function of the application) and all reachable called functions a so called
supergraph [40] is created. The supergraph adds called functions as control flow graph only once
and enhances them with call and return points depending on the calling context. So a function
that is called multiple times from different contexts is represented only once, but it is entered from
different call points for the different contexts. This reduces the overall size of the complete control
flow graph and still allows the differentiation of multiple calling contexts in the following analysis
steps.
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Figure 2: Block diagram of the CarCore processor (according to [35])
2.1.3 Loop Annotation
Loops within the application need to be provided with an upper bound otherwise the WCET
cannot be calculated correctly. Thus the application programmer has to provide a file containing
all loops and their maximal number of iterations in the application to the ISPTAP tool. This file
is similar to the flow facts that are used by OTAWA [7]. It would also be possible to automatically
extract the maximum iteration count of loops by the analysis of the application as e.g. done in
[11], but this is out of scope for the ISPTAP tool.
2.2 Pipeline Execution Cost Analysis
2.2.1 Pipeline Execution Cost Analysis for CarCore Processor
The CarCore processor [35, 37] was developed in the CAR-SoC project as an simultaneous multi-
threaded hard real-time capable processor. It is inspired by the Infineon TriCore processor [47].
The TriCore is a high-performance embedded processor for automotive applications, it combines
the characteristics of a RISC, CISC, and a DSP processor. Since the instruction set of the TriCore
supports more than 700 instructions, the CarCore implements only the subset of the instructions
that is generated by the Hightec GCC compiler [22] and Tasking compiler [3]. Anyhow, the number
of instructions supported by the CarCore is with 433 rather high.
The CarCore features two four-staged pipelines, one for address calculations and one for integer
arithmetics. The additional loop pipeline that the TriCore processor has is not implemented in
the CarCore. The Figure 2 gives a deeper insight into the CarCore architecture. In contrast to the
TriCore processor the CarCore processor is simultaneous multithreaded (SMT). The differences
to the TriCore and implementation of the CarCore architecture are described in detail in [35, 37].
The issue stage of the CarCore processor selects which thread is fed into which pipeline. It
uses a fixed priority scheme for the scheduling of the different threads. One thread is able to
be issued into both pipelines within one cycle, if an integer pipeline instruction is followed by
an address pipeline instruction. The priority list of the issue stage is controlled by the second
scheduling layer, that allows to apply different real-time scheduling schemes as [36, 38] proposes.
The CarCore base architecture has separated instruction and data memories. Also an additional
thread control block (TCB) memory is used. It holds information about the threads and is used as
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Table 1: Instruction timing for the CarCore
Instruction Processing Time
Address instruction 1 cycle
Integer instruction 1 cycle
Address instruction
0 cycles(as direct successor of
an integer instruction)
Branches 3 cycles
Load (LD) MMAT in cycles
Store (ST) (MMAT - 1) cycles
Call microcode 58 cycles
Return microcode 51 cycles
LDMST microcode
LD+1+ST cycles
(Load-Modify-Store)
SWAP microcode
LD+ST+1 cycles
(Load-Modify-Store)
ST.DA microcode
2 · ST cycles
(Store Double-Word)
ST.T microcode
LD+1+ST cycles
Store Bit
Division is implemented in TriCore ISA by a sequence of
DVINIT, DVSTEP and DVADJ, so no microcode is necessary.
an interface to the second scheduling level. The CarCore does not support instruction prefetching
or branch prediction to keep the timing model of the processor simple.
CarCore Instruction Execution Timing Model As described the CarCore processor fea-
tures two pipelines, one for integer instructions and one for address instructions. Two instructions
can be issued within one cycle, if an address instruction directly follows an integer instruction.
Otherwise only one instruction can be issued to one of both pipelines. Complex instructions are
implemented in interruptible microcodes consisting of micro-ops [37]. The Table 1 shows the cycle
count needed to process the different instructions in the pipeline. The value 1 denotes that every
cycle one instruction can be issued, 0 represents the case that the instruction is issued in parallel
with another instruction. Values higher than 1 denote either microcodes with multiple micro-ops
or instructions with additional latency times due to memory access or branch penalty. Notice that
in addition to the processing time for the instructions shown in the Table 1, the latency needed
to pass all pipeline stages after issuing is missing. This additional latency needs to be considered
only once on the very last basic block of the application.
For jumps a branch penalty is added as extra latency to the execution time. It is needed to
determine if a jump is taken or not and to deliver the calculated the target address to the fetch
stage. This latency is fixed, because the CarCore does not support branch prediction. Therefore,
the penalty has also to be charged for not taken branches to hinder the speculative execution
before the branch direction is determined by the execute stage. Thus for any branch instruction
3 cycles are accounted.
If no data memory hierarchy is assumed, loads and stores are always directed to the off-chip
memory. The support of any data memory hierarchy requires an additional address analysis for
each memory access. Because the focus of the analysis is on the instruction memory, a support
for data memory hierarchy is currently not implemented in the ISPTAP tool.
The processing time of the load instruction is given by the Maximum Memory Access Time
(MMAT). This is due to the split-phase character of the memory instructions [37]: On issuing the
first part of the load the pipeline calculates the address and requests the data from memory. The
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issue stage has to delay the second part of the load that writes the loaded value into a register until
the value is delivered, which will happen exactly after the memory latency number of cycles. Then
the second part of the load arrives at the same cycle in the register write back stage as the memory
controller delivers the loaded value. For stores the second part of the split-phase instruction is
not needed, but the issue stage blocks dispatching further instruction until the store is completed.
Because the store instruction does not need to write register values, the cycle in which the second
part of the split-phase instruction would be placed is used by the next instruction. Therefore, the
processing time for the store instruction is one cycle less than for a load.
Based on this timing model the ISPTAP tool is able to determine the execution cost of the
instructions contained in a basic block for the CarCore processor. The timing effect between two
basic blocks, e.g. if an integer instruction that is at the end of one basic block is the followed by
an address instruction, which can be issued within the same cycle, is not addressed by the pipeline
analysis. These timing effects have an impact on the overall WCET, but by using pessimistic
bounds the proposed timing model does not underestimate those effects. Unfortunately, this will
affect the tightness of the WCET estimate. Nevertheless, the timing analysis delivers a safe upper
bound of the WCET. For a validation and a discussion of the tightness of the pipeline analysis
refer to Section 2.6 and [30].
CarCore Fetch Timing Model Beside the basic block execution cost an additional cost that
is caused by fetching the instructions of the basic blocks from memory has to be considered.
Depending on the instruction memory latency this additional fetch cost affects the overall basic
block cost with different impact.
Modelling the instruction fetch is done by calculating the ready time for each instruction. The
ready time of an instruction within a basic block depends on the following parameters: the fetch
block width, the fetch latency, the distance from the beginning of the basic block, the alignment
of the instruction (it is possible that one instruction is stored in two fetch blocks), the instruction
window size, and the fill state of the instruction window on entering the basic block.
The fetch block width and the fetch latency determine how many instructions can be fetched
per cycle. By also taking the position of the instructions within the basic block into account the
ready time of every instruction within a basic block can be calculated. If dynamic memories are
used in the system that is analysed, the fetch cost determination assumes that every access will
be a hit in the dynamic memory. The cost that is imposed by a miss will be added during the
memory cost analysis independently in the next analysis step.
To determine the alignment of the instructions in the instruction memory it is necessary to use
the same executable for analysis that will later be used by the system. The correct alignment is
of importance, because only small changes of the code alignment, e.g. within a heavily used loop,
may cause to a completely different timing behaviour.
The knowledge of the instruction window (IW) size is also important for a precise fetch timing
model, because the fetch process is independent of the instruction issuing and execution. The
fetch process requests instructions until the IW is filled, then the fetch process is stalled. It is
restarted, if the pipeline issues an instruction and an IW entry is cleared. As described in [37] the
IW of the CarCore holds 3 64 bit fetch blocks, which contain at least four instructions in sum1.
Beside the size of the IW, its fill state on entering a basic block is of importance for a precise
fetch timing analysis. Therefore, the fetch cost determination distinguishes the case, if a basic
block is entered by jumping to it or by continuous addressing. In the first case the IW will be
empty, because CarCore flushes the IW on any taken jump. Allowing jumps to instructions that
are already in the IW without flushing the IW, would require a more elaborate analysis of the
IW fill state. Therefore, the CarCore does not support this feature and always flushes the IW on
every jump.
If a basic block is entered by exiting the preceding basic block without jumping (also denoted as
continuous addressing), the ISPTAP tool is aware of the actual IW fill state left by the preceding
block. So the instructions that are contained in the IW on entering the basic block are immediately
1Due to alignments to 16 bit addresses four 32 bit instructions can require three 64 bit aligned fetch blocks.
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ready and their issuing is not delayed. For any further instructions in the basic block the ready
time is calculated as described above.
Support for Simultaneous Multithreading The CarCore processor supports simultaneous
multithreading and allows the execution of multiple threads with different priorities in parallel.
The issuing policy of the CarCore ensures that the highest priority thread will be executed as if
no other threads would run. Therefore, the timing model for the ISPTAP tool can ignore any
effects of lower priority threads when analysing the highest priority thread. To provide a tight
timing analysis of any lower priority thread the analysis would need to know the state of any
higher priority tread, which is practically infeasible. On the other hand assuming always the
worst-case behaviour of the higher priority threads would result in an infinite estimate, because
it is possible that the highest priority thread uses the complete resources: e.g. it requires the
complete fetch bandwidth or issues one instruction per cycle into each pipeline. For that reason
the timing analysis in ISPTAP is only possible for the highest priority thread.
2.2.2 Pipeline Execution Cost Analysis for ARM Cortex M0 Processor
In this section the timing model of the ARM Cortex M0 with the ARMv6-M ISA [4] is shortly
described.
ARM Cortex M0 Instruction Execution Timing Model The ARM Cortex M0 is a simple
single issue in-order processor with a 3-stage pipeline. Therefore, the execution of an instruction
is not influenced by any previous or subsequent instructions. So, the timing of the instruction
execution can be determined easily. The pipeline timing model features different latencies for
different classes of instructions as described in [5]. Table 2 gives an overview of the execution times
for the different instruction types considered in the timing model. Notice that the instruction’s
execution times can be adjusted using the architectural configuration (see Section 3.2).
ARM Cortex M0 Fetch Timing Model The ARM Cortex M0 is currently modelled with
an instruction window (IW) containing a single 64 bit fetch word, i.e. the IW can contain up to 4
16 bit instructions and fetches are performed with a 8 B granularity. During the pipeline analysis
of a basic block the IW state of the preceding basic block is taken into account, if the basic block
is not entered by a jump. Such that the IW content of the leaving basic block is used as initial
IW state for its succeeding basic block. On jump the IW is considered as flushed. Notice that due
to the minimal IW size of one fetch block, the IW is not filled autonomously causing the pipeline
to stall, when the IW gets empty during a fetch request.
To model the fetch timing more precisely a careful examination of the timing for an implemen-
tation of the ARMv6-M architecture is required, e.g. using the FPGA model of the ARM Cortex
M0. This is considered for future work.
2.3 Instruction Memory Cost Analysis
The instruction memory cost analysis is significantly different for static memories like scratchpads
and dynamic memories as caches. For static memories an assignment of the instructions for
the memory has to be found, which is considered in the timing of basic blocks. The quality of
the resulting WCET estimate depends on the used memory assignment algorithm. For further
information on scratchpad assignment algorithms the reader is referred e.g. to [50, 49, 52, 46, 15].
The analysis of dynamic memories requires the knowledge of their (possible) content during the
execution of the application, which highly depends on the content management (i.e. replacement
policy) used by the memory. To analyse caches different approaches for the common replacement
policies are at hand. Further information regarding cache analysis are for example provided in [27,
26, 16, 39, 43, 19].
ISPTAP uses common analysis methods for scratchpads and caches, but also allows the analysis
of the function-based D–ISP (refer to [30] for the details of the D–ISP analysis). To charge the
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Table 2: Instruction timing for the ARM Cortex M0 according to [5]. The latency of loads and
stores depends on the chosen memory latency.
Instruction Processing Time
Arithmetic / Logical 1 cycle
Arithmetic / Logical
3 cycles
with PC Register
Multiply 32 cycles
Read/Write
4 cycles
Special Register
Branch Conditional
- Taken 3 cycles
- Not Taken 1 cycle
Branch Unconditional 3 cycles
Branch Link 4 cycles
Branch Exchange 3 cycles
Branch Link & Exchange 3 cycles
Push / Pop
1+n cycles
(with n Registers)
Pop and Return
4 + n cycles
(with n Registers)
Load MMAT cycles
Store MMAT cycles
Data
4 cycles
Synchronization Barrier
Data Memory
4 cycles
Barrier
Instruction
4 cycles
Synchronization Barrier
costs of the instruction memory system ISPTAP adds memory penalties for basic blocks, if during
the execution of the basic block a cache or scratchpad miss occurs. The instruction memories
ISPTAP supports are briefly described in the following.
2.3.1 Memory Cost Analysis and Optimization for Static Instruction Memories
Using static instruction memories the assignment of the code to the scratchpad memory is fixed.
Hence, it is only necessary to determine which instruction, basic block, or function is in which
memory and what is the memory latency of this memory. In the ISPTAP tool the following static
memories are distinguished:
• No first level memory (NO–MEM): All instructions are located in an off-chip memory.
• First level memory only (S–ISP): All instructions are located in an on-chip scratchpad
and are accessed with minimal latency.
• Function-based static instruction scratchpad (FS–ISP): Selected functions are lo-
cated in an on-chip scratchpad and can be accessed with minimal latency. The remaining
part of the application is located in a slower off-chip memory.
• Basic-block-based static instruction scratchpad (BBS–ISP): Selected basic blocks
are located in an on-chip scratchpad and can be accessed with minimal latency. The remain-
ing part of the application is located in a slower off-chip memory.
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For the first two memories the memory cost analysis is implicitly done via pipeline execution
cost analysis (described in Section 2.2) with the appropriate fetch bandwidth used in the fetch
timing model.
The memories that allow a static assignment (FS–ISP and BBS–ISP) come in two flavours in
the ISPTAP: a knapsack-based assignment (similar to [50], but using the WCET as metric) and
the WCP-sensitive2 assignment [46, 15]. For both approaches the ISPTAP needs to perform the
pipeline cost analysis for the case that the code is in the scratchpad (S–ISP) and for the case that
the code is in the off-chip memory (NO–MEM). Then the benefit to assign parts of the code to
the scratchpad can be calculated by the memory cost analysis. The knapsack-based assignment
requires a WCET analysis including the determination of the WCP before the code can be assigned
to the scratchpad. This is not the case for the WCP-sensitive assignment, which is aware of the
complete application control flow while finding the best assignment. For the detailed description
of the used scratchpad assignment algorithms refer to [30].
Using the FS–ISP several functions are assigned to an on-chip scratchpad. The assignment of
the functions is performed by solving the linear programs. After determining the set of assigned
functions, the memory analysis considers for the execution of the selected functions the scratchpad
memory access latency. For all other functions the latency for the access to the off-chip memory
is taken into account. With this memory timing information from the memory cost analysis the
ISPTAP tool calculates the final WCET estimate for a system with FS–ISP.
The approach for the BBS–ISP is similar as for the FS–ISP with two differences: the assign-
ment is not done on the granularity of functions and the relocated basic blocks have to be recon-
nected to preserve the application’s control flow. Basic blocks that enter or leave the scratchpad
need to be altered by adding an additional jump or changing the jump target [15, 30]. Therefore,
the different penalties for the additional jumps or changed jump targets need to be taken into ac-
count on calculating the WCET considering a BBS–ISP assignment. Furthermore, due to adding
additional jumps the pipeline execution cost of basic blocks that are not altered can be affected: A
basic block that was entered by continuous addressing and for which a connecting jump was added
at the preceding basic block will now be entered by a jump, causing that the IW will be empty at
the beginning of its execution. This results in a larger execution cost for this basic block that has
to be considered by ISPTAP. Also the alignment of the basic blocks in the BBS–ISP needs to be
respected during assignment to the scratchpad memory. Otherwise an undesired timing behaviour
caused by changed alignment could arise. Therefore, it has to be assured that the alignment of
the basic blocks copied to the BBS–ISP is kept or the alignment change has to be taken into
account by recalculating the pipeline execution cost of the affected basic blocks. For simplicity,
the ISPTAP tool assumes that the alignment of a basic block will not change by moving it into
the BBS–ISP.
So the ISPTAP tool determines the assignment of the FS–ISP and BBS–ISP, models the
timing effects of the scratchpad usage, and delivers a WCET estimate of a system with static
instruction scratchpad memories. The foundations for the implementation of the WCET-aware
knapsack-based code assignment for static memories were build by Sepp [45].
2.3.2 Memory Cost Analysis for Dynamic Instruction Memories
The analysis of dynamic memories requires a data flow analysis to keep track of the different
contents of the memories during program execution. To improve the results of the analysis the
graph on which the analysis is done can be extended by inlining functions and unrolling loops.
Therefore, the ISPTAP uses the VIVU approach [29] to enhance the applications supergraph. This
extended graph will be used for the memory analysis to determine the content of the dynamic
memory on all paths of the applications. The following dynamic memories are modelled in the
ISPTAP tool:
• Fully associative instruction cache with LRU replacement (I–CacheLRU): The
approach proposed in [16] is used for this analysis.
2WCP – worst-case execution time critical path
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• Fully associative instruction cache with FIFO replacement (I–CacheFIFO): The
analysis tracks the all possible concrete cache states. Thus this analysis will not scale and is
only implemented for comparison. For scalable and more precise FIFO cache analysis refer
to [42, 18, 19].
• Direct mapped instruction cache (I–CacheDM): The approach proposed in [2] is used
for this analysis.
• Dynamic instruction scratchpad with LRU replacement (D–ISPLRU): The analysis
uses the method proposed in [30].
• Dynamic instruction scratchpad with FIFO replacement (D–ISPFIFO): The anal-
ysis uses a data flow analysis tracking all possible memory states as described in [30].
• Dynamic instruction scratchpad with stack-based replacement (D–ISPSTACK):
The analysis uses a data flow analysis tracking all possible memory states as described
in [30].
The LRU and FIFO cache analysis supports only fully associative caches. Thus the results
provided by ISPTAP are not affected by the separation of the instructions into the different
sets. However, an analysis of set associative caches can be implemented by analysing multiple
fully associative cache sets independently as e.g. described by Ferdinand and Wilhelm [17, 16].
The ISPTAP tool allows the selection of arbitrary values for the cache line size and the number of
cache lines, although these numbers are typically only powers of two when implementing the caches
in hardware. The analysis of configurations that cannot be efficiently implemented in hardware
allows a better comparability of the cache memories and the scratchpad memories, since then the
choice of the memory sizes in an evaluation does not depend on any restrictions of a hardware
implementation. Beside the different replacement policies the design parameters of the D–ISP are
the size of the scratchpad, the number of entries in the management tables, and the block size of
the scratchpad memory.
After data flow analysis, the obtained memory penalty caused by cache or D–ISP misses is
assigned to the basic blocks. For the D–ISP these memory penalties can occur only on calling a
and returning to a function, whereas for caches a memory penalty may be assigned to every basic
block.
2.4 Off-Chip Memory Cost
For simplicity the ISPTAP tool assumes for any off-chip memory access a constant latency. This
assumption holds for SRAMs. In contrast to SRAMs the memory latency of DRAMs depends
on the state of the memory controller: The DRAM memory is organised in rows and columns
[23]. To access a certain word in the DRAM the addressed row has to be activated, which triggers
the copying of the selected row into a row buffer. Then the memory word can be accessed via
column reads or writes. To obtain multiple memory words a burst access can read/write multiple
columns within the active row. To access a memory word in another row the active row has to be
precharged, i.e. the content of the row buffer is written back into the memory. Beside the timing
of the memory access in a DRAM additional latency caused by refreshing the memory has to be
assumed. This is because the DRAM consist of capacitors, that lose their charge due to leakage
current. So the bit information is lost, if the memory cells are not periodically refreshed. For a
more detailed DRAM model including the different delays see [23].
Therefore, the memory access latency in DRAMs is not constant, as Bhat and Mueller [9] show
for a real-world example. The ISPTAP tool can model DRAM accesses by assigning a constant safe
upper bound for the DRAM access latency, assuming that the full memory access cycle including
a refresh delay is charged for every single memory access. This leads to an overestimation of the
memory latency, because row access delays for activation and precharge are considered for every
memory access.
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Table 3: Benchmarks for validation of the CarCore timing model (∗ including benchmark function
and depending on the benchmark a harness and/or an initialisation function)
Benchmark LOC
Structured
Loops
Nested Indirect Function
Code Loops Jumps Count∗
Adpcm 879 X X – – 17
Bsort100 128 X X X – 3
Cover 240 X X – X 4
Crc 128 X X – – 3
Duff 86 – X – X 3
Fdct 239 X X – – 2
Fibcall 72 X X – – 2
Fir 276 X X X – 2
Matmult 163 X X X – 6
Nsichneu 4,253 X X – – 1
To improve the preciseness of the ISPTAP tool regarding DRAM memory accesses it could
apply one of the following optimisations. It would be possible to use a custom predictable memory
controller that gives timing and bandwidth guarantees, as e.g. proposed by Akesson, Goossens,
and Ringhofer [1]. Using common DRAMs the overhead caused by the periodic refresh can be
considered in the WCET analysis for example by the approaches of Atanassov and Puschner [6]
or Bhat and Mueller [9]. It is also possible to model the behaviour of the DRAM by a low-level
analysis, as Bourgade et al. [10] propose.
2.5 WCET Estimation
Using the structural representation of the application, the timing cost of the execution of each basic
block in the pipeline, and the additional memory penalties (either caused by static or dynamic
memories) the calculation of a WCET estimate is possible. Puschner and Schedl [41] show how
for a control flow graph the WCET can be calculated by using the IPET approach. The ISPTAP
tool also employs the IPET approach. For the generation of the ILP formulation it uses the VIVU
translated supergraph enriched by loop bounds, execution cost, and memory penalty. To find
the maximal value of the objective function the ILP solving tool lp solve is used [8]. It is also
employed to find the assignments for the static memories.
2.6 Validation of the Timing Model
This section provides a short validation of the timing models implemented by the ISPTAP for
several small benchmarks. Namely, the CarCore and the ARM Cortex M0 are supported at the
current state.
2.6.1 Benchmarks
We selected a set of 10 micro-benchmarks from the Ma¨lardalen benchmark suite [20] for the
validation of the timing model. A short overview of the characteristics of the benchmarks is
given in Table 3. The characterisation is partly obtained from [28]. Because the CarCore is
multi-threaded, the usage of global variables were forbidden to ensure a thread-safe execution.
Therefore, all global variables in the benchmark code are transferred into a structure that is
thread-local. Furthermore, the main benchmark function was embedded in an thread harness to
separate benchmark independent initialisation code. This was not necessary for the ARM Cortex
M0 that can execute the benchmarks without any changes.
For the CarCore the benchmarks were executed by the cycle-accurate SystemC simulator of
the CarCore processor [35] without any on-chip instruction memory. The memory access time
for instruction and data memory is the same and is assumed as 4 cycles. For the ARM Cortex
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Table 4: Overestimation of the CarCore timing by ISPTAP (The estimated execution time is
compared to the execution time determined with the CarCore simulator for the same path.)
Benchmark
Estimate
Overestimation
Basic Blocks
(in Cycles) on Path
Adpcm 1,057,720 19.3% 26,326
Bsort100 7,423 7.7% 405
Cover 8,510 16.1% 670
Crc 124,901 24.6% 6,406
Duff 3,050 31.7% 152
Fdct 3,531 2.8% 21
Fibcall 912 13.0% 21
Fir 5,422 9.3% 275
Matmult 428,108 10.8% 11,334
Nsichneu 12,394 4.7% 1,252
M0 timing validation a custom simulator (cf. [31]) that supports the ARMv6-M architecture and
simulates the ARM Cortex M0 pipeline was used. For the memory system it is assumed that all
instructions and data are located in an on-chip memory with memory access time of 1 cycle. After
simulation the executed path of each benchmark was extracted and fed into the ISPTAP tool by
creating adequate flow constraints. Thus the analysis performed by ISPTAP estimates the cost in
cycles of the same path that was also executed by the simulator.
2.6.2 Validation of the CarCore Timing Model
The results of the analysis of the CarCore by ISPTAP are provided in Table 4. The third column
of the table shows the differences of the estimates to the number of cycles needed to execute the
benchmark on the CarCore processor simulator. This difference quantifies the overestimation of
the analysis. As the shown in the table the overestimation ranges from very small values, like for
Fdct with 2.8%, to a rather large impreciseness, as for Duff with 31.7%. Because the overestimation
is a relative measure that depends on the cycle count needed to execute the considered path, the
total estimate calculated by ISPTAP is shown in the second column the table. Furthermore, the
number of basic blocks is provided to give insight in the length of the analysed path.
In average the overestimation of ISPTAP is about 14% for the CarCore processor without any
on-chip memory (i.e. off-chip memory only). The timing analysis used the very same path as was
executed by the CarCore SystemC simulator for each benchmark. Therefore, the overestimation
cannot be caused by differences in the path assumed by ISPTAP and executed by the simulator.
For a more detailed discussion of the reasons for the impreciseness of the CarCore timing model
consult [30].
2.6.3 Validation of the Preliminary ARM Cortex M0 Timing Model
The validation results of the ARM Cortex M0 are shown in Table 5. In average the overestimation
of ISPTAP is below 1%. The minimal overestimation is reached for Bsort100, Fdct, and Nsichneu
which is below 0.1%. For Crc the largest overestimation of 2.7% has to be accounted. Since for the
memory access time a minimal value (1 cycle) is chosen, the fetch timing using the single entry IW
does not influence the analysis results. The timing model of the ARM Cortex M0 is preliminary
and needs to be refined to reach more precise estimates. Anyhow, due to the simplicity of the
processor pipeline the precision of the analysis is considered as sufficient. To further tune the
timing model it is necessary to consider a physical implementation of an ARM Cortex M0 core as
reference instead of the simulator.
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Table 5: Overestimation of the ARM Cortex M0 timing by ISPTAP (The estimated execution
time is compared to the execution time determined with the ARMv6-M architecture simulator for
the same path.)
Benchmark
Estimate
Overestimation
Basic Blocks
(in Cycles) on Path
Adpcm 1,435,355 0.8% 305,659
Bsort100 96,890 ≈0% 20,303
Cover 2,834 0.4% 727
Crc 38,786 2.7% 7,432
Duff 1,251 0.2% 151
Fdct 8,941 ≈0% 35
Fibcall 562 1.4% 91
Fir 11,338 0.1% 699
Matmult 754,251 0.8% 63,353
Nsichneu 10,054 ≈0% 1,265
2.7 Limitations and Future Work
The reason why the overestimation for ISPTAP is higher depends mainly on the simpler pipeline
timing model, that takes no interactions between different basic blocks into account, i.e. the timing
of every basic block is considered as independent of any previous or subsequent basic blocks. Thus
to prevent underestimating this effect, the timing model of the ISPTAP is more pessimistic, which
leads to higher overestimations. This holds especially for the CarCore, which features a dual-issue
core with an address and an integer pipeline.
In [25] the pipeline is modelled using parametrized execution graphs. This allows to take the
effect on the timing of a certain basic block caused by basic blocks that are executed before and
after into account. In [44], which described the usage of parametrised execution graphs to reduce
the overestimation for basic blocks in out-of-order processors, it is stated that the execution
timing of a basic block can increased or reduced by prefix/prologue and suffix/epilogue basic
blocks/instructions. This is even possible for in-order superscalar processors, as the CarCore
processor.
Another timing effect that is beyond the scope of one basic block is caused by the initial content
of the instruction window (IW) on begin of the execution of a basic block. The content of the
IW is crucial for a tight estimation of a basic blocks execution cost, because if an instruction is
not contained the time to fetch the instruction is to be charged. Usually the IW already contains
some instructions of the basic block on begin of its execution, if these instructions were fetched
during the execution of the predecessor, i.e. the basic block is activated by continuous addressing.
Anyhow, if a basic block is entered by a jump, the IW is usually flushed and is empty on execution
start of the basic block. So the distinguishing of the execution context of a certain basic block is
important for its execution cost. The ISPTAP tool can only distinguish, if a basic block is always
entered by continuous addressing or not. In the first case it assumes the IW content is available
that was left by its predecessor. In the second case ISPTAP timing model has to assume that
the IW is empty, because it cannot distinguish the type of activation of the basic block, since this
is dependent on the prior execution context (e.g. the basic block may entered by a jump or by
continuous addressing, which is not distinguished by ISPTAP). So it is assumed that those basic
blocks are always entered by a jump, resulting in an empty IW on the begin of their execution.
This causes an overestimation, because the IW content has to be provided by fetches, which are
possibly not necessary. Notice that this effect does not occur for the ARM Cortex M0 timing
validation of Section 2.6.3, since a minimal fetch latency of 0 cycles is assumed. For the CarCore,
which uses a memory access time of 4 cycles, this effect impacts the preciseness of the calculated
estimate. Anyhow, ISPTAP delivers for each basic block a safe upper bound of its execution cost.
Since the focus of the ISPTAP tool is on the analysis and comparison of the WCET impact
13
of different instruction memories the level of overestimation shown in this section is considered
as acceptable. To improve the results of the ISPTAP tool it is possible to tighten the pipeline
timing model, especially for the CarCore, by employing one of the analysis techniques discussed
above. For example execution graphs can be used to reduce the overestimation by taking previous
basic blocks into account [44]. This was already done for the CarCore processor in the work of
Landet [25], which reached an overestimation of in average slightly below 4% for a similar set of
benchmarks from Ma¨lardalen suite. To improve the pipeline timing model the pipeline execution
cost analysis that is performed for each basic block separately has to be enhanced to model also
inter-basic-block timing effects. By the structure of ISPTAP the additional software development
effort to integrate another pipeline timing model is limited.
A further cause for overestimation is that context dependent flow constraints like loop bounds
cannot be modelled in ISPTAP. Because no such content dependent flows occur in the analysed
benchmarks above, no impreciseness can be charged to the flow constraints. However, ISPTAP
supports only static flow information and thus only context independent loop bounds. So for loops
with a variable maximum iteration count that depend on the context of the loop the maximum
possible loop bound has to be considered for all contexts. For example for a nested loop in which
the iteration count of the inner loop depends on the iteration of the outer loop ISPTAP has to
use the maximum possible iteration count for every execution context of the inner loop. Thus
the execution cost of the nested loop will be overestimated. To support context dependent flow
constraints the capabilities of ISPTAP have to be extended to import flow facts for different
execution contexts and assign them to the correct position in the supergraph and to the flow
variable in the IPET formulation of the application. The issues of the formulation of proper
context dependent flow information and the mapping of these information to the flow constraints
in an IPET formulation are addressed by Engblom and Ermedahl [13]. Therefore, Engblom and
Ermedahl introduce the concept of scoped flow information that allows to model a wide range of
flow descriptions. An implementation of this concept, or any similar that is as powerful, requires
changes in ISPTAP that are restricted to the processing of the flow facts and the enrichment of
the graph that is used to build the ILP with the flow information. Anyhow, such enhancements
are also left for future work.
Further, the support of on-chip data memories like caches [24, 17] and scratchpads [46, 12,
51], which requires the analysis of the addresses accessed by load/store instructions, and off-chip
memories as SDRAM [10] is considered as possible extension to ISPTAP.
3 Usage & Configuration
ISPTAP uses for the description of the analysis to perform a configuration file with the options
defined in Section 3.1. This configuration employs two further configuration files one for defining
the timing model of the used architecture, which is described in Section 3.2, and one to set up the
log output level, discussed in Section 3.3.
The Figure 3 gives an overview of the required input files (I1 - I5) and the potential output
files (O1 - O7) of an analysis run. The in-/output files are described below:
I1: Analysis Config The analysis configuration file (.cfg) contains the main analysis settings
and defines all other input files.
I2: Application Memory Dump The memory dump file (.dump) to be analysed. It is set by
the option dump_file in the analysis configuration file.
I3: Flow Facts The flow facts (.ff) of the program under analysis, which is set by the option
flow_fact_file in the analysis configuration file.
I4: Architectural Config The configuration file of the used architectural timing model (.prop),
which is set by the option architecture_config_file in the analysis configuration file.
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Figure 3: In- and Output Files of ISPTAP
I5: Log Properties The property file for the log4cxx logging facility (.prop) that defines the
log level. The log property file is set by the option log_properties_file in the analysis
configuration file.
O1: Log File The main log output file (.log) containing all output specified by the log level
that is set in the log property file. The log file name is defined by the option log_file in
the analysis configuration file.
O2: Report File The report file (.rpt) contains only the analysis results, e.g. the estimated
WCET. The report file name is set by the option report_file in the analysis configuration
file.
O3: Different Graphs Different control flow and call graphs either in Graphviz or GraphML
format (as defined by export_format). The creation of the different graphs is activated by
the setting of the following options in the analysis configuration file:
export_function_cfgs, export_function_call_graph, export_scfg,
export_flow_scfg, export_solved_flow_scfg, and
export_solved_flow_scfg_with_assignment.
O4: Worst-Case Path Information These output files (.wcp and .wch) contain worst-case
path information as basic block address trace or as basic block address histogram. The
creation of the files is activated by the options export_wcpath and
export_wcpath_hist and the file name prefix is set by wcpath_fileprefix in the analysis
configuration file.
O5: Basic Block Cost File A file (.cst) containing the estimated WCETs for each basic block.
The basic block cost output is configured via the analysis configuration file. The creation
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of the file is activated by export_bb_cost_from_graph and the file name prefix is set by
export_bb_cost_fileprefix.
O6: Function Table A table (.ftab) containing information about all parsed functions in the
application. The function table output is configured in the in the analysis configuration file.
The function table file name is set by the option function_table_file and its creation is
activated by export_function_table.
O7: ILP Files Files (.ilp) for each generated ILP that is solved during analysis. The generation
of these files is activated by the option export_ilps in the analysis configuration file.
In the following the required configuration files are described and most important configuration
parameters are listed. In all configuration files comments are allowed at the beginning of a line
using either // or #. Additionally, command line parameters can be set to override certain options
of the configuration files, which is useful for batch processing. For further information regarding
the configuration of ISPTAP and command line parameters, use the --help option of ISPTAP.
3.1 Analysis Configuration
The analysis configuration file sets up the necessary parameters for an analysis including the input
file, the entry function, the used architecture, the log output file, and also the graphs to export.
An assignment of a configuration is done as follows: isptap.property = value. Notice that in
the following description of the parameters the isptap prefix is omitted.
3.1.1 Program to be analysed
dump file (default: --none--): The tool analysis memory dump files, which can be generated
from ELF-files by using objdump. This parameter defines the memory dump file to be analysed.
entry function (default: main): The top function that is to be analysed. All functions called
by this function are included into the analysis.
use flow fact files (default: 0): If set to ’1’, the analysis uses a flow-fact file providing
information about loop bounds, other flow constraints, and indirect jump or call targets.
use flow fact graph enrichment (default: 0): If set to ’1’, the information of the flow-fact
file will be added to the graph representation of the program. This is necessary to respect the flow
information in the analysis of the program.
flow fact file (default: --none--): The name and the relative path to the flow-fact file
containing additional flow information of the program, including loop bounds, absolute flow infor-
mation, and indirect jump and call targets. For help on the format and usage of the flow-fact file
read the help message by using the command line parameter --help-flow-facts.
3.1.2 Metrics
use metric (default: WCET): The used analysis metric. The default metric is the worst-case
execution time in which the path with the longest execution time of the program is determined.
Other metrics are MDIC, which selects the path of the program with the Maximum Dynamic
Instruction Count, and MPL (Maximum Path Length), which selects the longest path of the
program (w.r.t. the number of instructions). The latter metrics do not apply a processor timing
model and are added just for debug reasons.
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3.1.3 Architecture
architecture (default: CARCORE): Specifies the architecture model that is used for timing
analysis. Supported architectures are: CARCORE and ARMV6M.
use architecture config file (default: 1): If set to ’1’, an architectural configuration file
is used. Otherwise a default architecture is assumed.
architecture config file (default: configs/carcore.prop): The file that configures the
architecture that is analysed. For further information see Section 3.2.
3.1.4 Memory configuration
memory type (default: NONE): Sets the used instruction memory type. Supported are the
following memory types:
• Static instruction scratchpads with basic block assignment policy: BBSISP (Knapsack algo-
rithm), BBSISP JP (Knapsack algorithm with jump and size penalties), BBSISP WCP (WCET
path sensitive algorithm, without jump and size penalties), and BBSISP JP WCP (WCET path
sensitive algorithm with jump and size penalties, according to [15]).
• Static instruction scratchpads with function assignment policy: FSISP (Knapsack algorithm)
and FSISP WCP (WCET path sensitive algorithm)
• Instruction caches: ICACHE with different replacement policies, see
memory replacement policy.
• Dynamic instruction scratchpad: DISP with different replacement policies, see
memory replacement policy.
• No on-chip instruction memory: NONE (all fetches are handled by the off-chip memory).
memory size (default: 0): Size of the memory in bytes.
memory start size (default: 0): Start memory size in bytes for the memory range analysis
mode (see memory size stepping).
memory step size (default: 0): Size of the steps in bytes used in memory range analysis mode
(see memory size stepping).
memory size stepping (default: 0): If set to ’1’, multiple analyses with a range of memory
sizes are performed for the chosen memory type and application. The analysis starts with the size
defined in memory start size and increases in steps defined in memory step size until the value
defined in memory size is reached.
memory cache BBs (default: 0): Sets the cache line granularity to basic blocks (i.e. a basic
block fits always a cache line and a cache line contains always only one basic block).
memory bbsisp add jump penalties to wcet (default: 0): This option is used for BBS–ISP
flavours that do not consider any penalties for additional jumps on assignment of basic blocks to the
scratchpad (i.e. BBSISP and BBSISP WCP). If the parameter is set to ’1’, the penalties for connecting
the chosen basic blocks by additional jumps are added before the final WCET calculation. Thus,
the provided WCET will be correct, concerning the necessary jump penalties, but these penalties
were not considered during the finding of the scratchpad assignments.
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memory disp ignore outsized functions (default: 0): If set to ’1’, the D–ISP ignores func-
tions that are larger than its memory size. In that case these functions will be fetched from the
off-chip memory.
memory replacement policy (default: UNKNOWN): The replacement policy of the dynamic
memories, D–ISP and cache. Supported policies are: FIFO, LRU, DIRECT MAPPED (cache only),
and STACK (D–ISP only).
istpap.bbsisp wcp shrink ilp formulation (default: 0): Set this option to ’1’, if the ILPs
of BBSISP WCP and BBSISP JP WCP (which is human readable) are too complex to be solved quickly.
Then the WCP-sensitive ILP formulation used to find the basic block assignment will be simplified.
This is done by inlining simple constraints, like the edge costs. Notice that the provided scratchpad
assignment is not affected by this option.
bbsisp wcp fill isp up (default: 0): This option allows the BBS–ISP assignment algorithms
to add basic blocks to the BBS–ISP, even if they have no positive impact on the WCET. This
is done by adding the used scratchpad size to objective function weighted with 1e-10, which fills
the scratchpad as much as possible. Notice due to the weighting of the used scratchpad size the
assignment of useful bocks shall not be affected.
3.1.5 Output configuration
log file (default: isptap default.log): The file name of the output log file.
log properties file (default: configs/baselog.prop): The used log4cxx log property file,
which defines the log level.
report file (default: report.log): The file name of the report file.
report append (default: 0): If set to ’1’, the report file is not overwritten and the report is
appended.
static mapping report (default: 0): If set to ’1’, the functions that are assigned for the
FSISP are exported. Also header files that assign the selected functions to the SPM section are
generated for the analysed application.
static mapping report file (default: report smapping.cfg): The file name prefix for the
reports and headers of the FSISP assignment.
function table file (default: isptap functiontable.ftab): The file name of the function
table to export.
old function table format (default: 0): If set to ’1’, the old function table format (that
contains only name and start address) is used for export.
export format (default: GRAPHVIZ): Output format of graphs: GRAPHVIZ or GRAPHML.
export function cfgs (default: 0): If set to ’1’, the control flow graphs of all functions are
exported.
export function call graph (default: 0): If set to ’1’, the call graph (of the entry function)
is exported.
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export scfg (default: 0): If set to ’1’, the super control flow graph (CFG of the entry function
in which all calls are inlined) is exported.
export flow scfg (default: 0): If set to ’1’, the super control flow graph enriched with the
flow facts is exported.
export solved flow scfg (default: 0): If set to ’1’, the super control flow graph with the
calculated flows of the worst-case path is exported.
export solved flow scfg with assignment (default: 0): If set to ’1’, the super control flow
graph with the calculated flows of the worst-case path is exported. Additionally, the code (basic
blocks) that is assigned to the scratchpad (BBSISP or FSISP) is highlighted.
export function table (default: 0): If set to ’1’, a function table containing the name, start
address, and size of each function is exported.
export wcpath (default: 0): If set to ’1’, a basic block address trace of the WCET critical
path is exported.
export wcpath hist (default: 0): If set to ’1’, a basic block histogram of the WCET critical
path is exported.
wcpath fileprefix (default: isptap wcpath): The prefix for the file names for the exported
WCET critical path statistics.
export wcpath instr stats (default: 1): If set to ’1’, the statistics of the different instruction
types on the WCET critical path are exported.
export bb cost from graph (default: 0): If set to ’1’, the cost and activation count of every
basic block on the WCET critical path is exported.
export bb cost fileprefix (default: isptap bbcost): The file prefix of the basic block cost
file.
export ilps (default: 0): If set to ’1’, the generated ILPs needed to calculate the estimate
are exported.
3.2 Architectural Timing Model Configuration
To model the architecture, on which the application under analysis should be executed, a con-
figurable architectural timing model of the supported CarCore and ARM Cortex M0 processor is
used. To parametrise the timing model an architecture configuration file can be used. Depending
on the architecture (set by isptap.architecture in the analysis configuration file) the configu-
ration file has different properties, including latencies of instructions or memory access times. In
the following the different parameters are discussed for the supported architectures.
The architectural configuration file is defined by the options use architecture config file
and architecture config file in the analysis configuration file. If no architectural configuration
is provided, default values for the specified architecture are used.
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3.2.1 CarCore
The timing model of the CarCore was developed for the evaluation of the D–ISP in [30] comparing
it to other on-chip instruction memories. Therefore, it provides several properties that allows it
to adjust the instruction memory configuration and the fetch process.
The architectural configuration file for the CarCore supports the following properties. The
configuration file uses the property file format. An assignment of a configuration is done as
follows: carcore.property = value. Notice that in the following description of the parameters
the carcore prefix is omitted. Comments are allowed using either // or #.
branch latency (default: 3): The latency of branches (in cycles).
call latency (default: 57): The latency of the call microcode (in cycles).
return latency (default: 50): The latency of the return microcode (in cycles).
fetch independent imem (default: 1): If set to ’1’, the instruction and data memory are
independent of each other and use a separated memory connection.
use fetch optimization branch ahead (default: 0): If set to ’1’, the processor stalls the
instruction fetch, if a branch instruction is in the instruction window. This optimisation of the
CarCore is currently not supported.
use fetch optimization enough instrs (default: 0): If set to ’1’, the processor analyses the
number of instructions in the instruction window and stops fetching when enough instructions are
present. This optimisation of the CarCore is currently not supported.
fp latency arithmetic (default: 1): The latency of arithmetic floating point instructions (in
cycles).
fp latency divide (default: 5): The latency of division floating point instructions (in cycles).
fp latency conversion (default: 1): The latency for conversion floating point instructions
(in cycles).
fp latency multiplyaccumulate (default: 4): The latency for multiply-accumulate floating
point instructions (in cycles).
fp latency multiply (default: 3): The latency for the multiplication floating point instruc-
tion (in cycles).
fp latency sqrtseed (default: 10): The latency for the square root seed floating point in-
struction (in cycles).
fp latency updateflags (default: 0): The latency for the update flags floating point instruc-
tion (in cycles).
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3.2.2 ARMv6-M
ISPTAP was extended to support the ARM Cortex M0 processor (implementing the ARMv6-M
architecture), which is a simple and small processor. By its simplicity of the architecture the
timing model of the ARM Cortex M0 is less complex than the CarCore. Thus, it allows preciser
analyses with less analysis effort. Currently, the timing model of the ARM Cortex M0 does not
support on-chip instruction memories, but we plan to integrate the analyses that were performed
for the CarCore processor.
The architectural configuration file for the ARM Cortex M0 supports the following properties.
The configuration file uses the property file format. An assignment of a configuration is done as
follows: armv6m.property = value. Notice that in the following description of the parameters
the armv6m prefix is omitted. Comments are allowed using either // or #.
arithmetic (default: 0): The latency of arithmetic instructions (in cycles).
arithmetic with pc (default: 2): The latency of arithmetic instructions using the PC register
(in cycles).
logic (default: 0): The latency of logic instructions (in cycles).
multiply (default: 31): The latency of multiply instructions (in cycles).
read special reg (default: 3): The latency of the read special register instruction (in cycles).
write special reg (default: 3): The latency of the write special register instruction (in cy-
cles).
branch conditional taken latency (default: 2): The branch latency of conditional branches
when taken (in cycles).
branch conditional nottaken latency (default: 0): The branch latency of conditional branches
when not taken (in cycles).
branch unconditional latency (default: 2): The latency of branch instructions (in cycles).
branch and link latency (default: 3): The latency of branch and link instructions (in cycles).
branch and exchange latency (default: 2): The latency of branch and exchange instructions
(in cycles).
branch link and exchange latency (default: 2): The latency of branch, link and exchange
instructions (in cycles).
pop and return extra latency (default: 3): The additional latency for the (returning) jump,
if the PC is in the register list of pop instructions (in cycles)
data sync barrier (default: 3): The latency of the data synchronisation barrier instruction
(in cycles).
data mem barrier (default: 3): The latency of the data memory barrier instruction (in cycles).
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instr sync barrier (default: 3): The latency of the instruction synchronisation barrier in-
struction (in cycles).
3.2.3 Memory Configuration
The memory configuration defines the memory subsystem of the architecture’s timing model. The
configuration properties are supported in the architectural configuration files of both architec-
tures: CarCore and ARM Cortex M0. Depending on the used architecture the appropriate prefix
(carcore or armv6m) has to be used for the property assignment in the architectural configuration
file.
load latency onchip (default: 0): The latency of loads for on-chip memories (in cycles).
load latency offchip (default: 4): The latency of loads for off-chip memories (in cycles).
store latency onchip (default: 0): The latency of stores for on-chip memories (in cycles).
store latency offchip (default: 3): The latency of stores for off-chip memories (in cycles).
fetch latency onchip (default: 0): The latency of fetches for on-chip memories (in cycles).
fetch latency offchip (default: 3): The latency of fetches for off-chip memories (in cycles).
fetch bandwidth (default: CarCore:64 / ARMv6-M:32): The fetch bandwidth of the instruc-
tion memory (in bit).
jump penalty for continuous addressing (default: 5): The CA jump penalty for the BB-
SISP assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used
in the case that two basic blocks that were connected by continuous addressing need to be recon-
nected when one of the basic blocks is to be moved to the static scratchpad.
jump penalty for jump disp4 (default: 0): The J4 jump penalty for the BBSISP assignment
algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case that
two basic blocks that were connected by a short jump (disp4) need to be reconnected when one
of the basic blocks is to be moved to the static scratchpad.
jump penalty for jump disp8 (default: 0): The J8 jump penalty for the BBSISP assignment
algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case that
two basic blocks that were connected by a short jump (disp8) need to be reconnected when one
of the basic blocks is to be moved to the static scratchpad.
jump penalty for jump disp15 (default: 0): The J15 jump penalty for the BBSISP assign-
ment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case
that two basic blocks that were connected by a jump (disp15) need to be reconnected when one
of the basic blocks is to be moved to the static scratchpad.
jump penalty for jump disp24 (default: 0): The J24 jump penalty for the BBSISP assign-
ment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case
that two basic blocks that were connected by a jump (disp24) need to be reconnected when one
of the basic blocks is to be moved to the static scratchpad.
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jump penalty for jump ind (default: 0): The JI jump penalty for the BBSISP assignment
algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case that
two basic blocks that were connected by an indirect jump need to be reconnected when one of the
basic blocks is to be moved to the static scratchpad.
jump penalty for call disp8 (default: 0): The C8 jump penalty for the BBSISP assignment
algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case that
two basic blocks that were connected by a short call (disp8) need to be reconnected when one of
the basic blocks is to be moved to the static scratchpad.
jump penalty for call disp24 (default: 0): The C24 jump penalty for the BBSISP assign-
ment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case
that two basic blocks that were connected by a call (disp24) need to be reconnected when one of
the basic blocks is to be moved to the static scratchpad.
jump penalty for call ind (default: 0): The CI jump penalty for the BBSISP assignment
algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in cycles) is used in the case that
two basic blocks that were connected by an indirect call need to be reconnected when one of the
basic blocks is to be moved to the static scratchpad.
size penalty for continuous addressing (default: 4): The CA basic block size penalty for
the BBSISP assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is
used in the case that two basic blocks that were connected by continuous addressing need to be
reconnected when one of the basic blocks is to be moved to the static scratchpad.
size penalty for jump disp4 (default: 2): The J4 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a short jump (disp4) need to be reconnected
when one of the basic blocks is to be moved to the static scratchpad.
size penalty for jump disp8 (default: 2): The J8 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a short jump (disp8) need to be reconnected
when one of the basic blocks is to be moved to the static scratchpad.
size penalty for jump disp15 (default: 0): The J15 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a jump (disp15) need to be reconnected when
one of the basic blocks is to be moved to the static scratchpad.
size penalty for jump disp24 (default: 0): The J24 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a jump (disp24) need to be reconnected when
one of the basic blocks is to be moved to the static scratchpad.
size penalty for jump ind (default: 0): The JI basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by an indirect jump need to be reconnected when
one of the basic blocks is to be moved to the static scratchpad.
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size penalty for call disp8 (default: 2): The C8 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a short call (disp8) need to be reconnected
when one of the basic blocks is to be moved to the static scratchpad.
size penalty for call disp24 (default: 0): The C24 basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by a call (disp24) need to be reconnected when
one of the basic blocks is to be moved to the static scratchpad.
size penalty for call ind (default: 0): The CI basic block size penalty for the BBSISP
assignment algorithm (BBSISP JP and BBSISP JP WCP). The penalty (in bytes) is used in the
case that two basic blocks that were connected by an indirect call need to be reconnected when
one of the basic blocks is to be moved to the static scratchpad.
address width (default: 32): The address width the processor (in bit).
disp block size (default: 8): The size of the memory blocks in the DISP (in bytes).
disp block load latency (default: 0): The latency for loading one memory block into the
DISP (in cycles).
disp controller hit cycles (default: 4): The number of cycles the DISP controller needs
for function hit handling.
disp controller miss cycles (default: 4): The number of cycles the DISP controller needs
for function miss handling.
disp max function size (default: 2 22 ): The maximum size of a function in the DISP (in
bytes).
disp mapping table size (default: 256): The maximum number of entries of the DISP’s
mapping table.
disp lookup width (default: 256): The number of mapping table entries the DISP controller
looks up in one cycle (i.e. the associativity of the mapping table)
disp context stack depth (default: 16): The maximum allowed context stack depth (or max-
imum call depth) that defines the size of the DISP’s context stack memory.
icache line size (default: 32): The line size of the instruction cache (in bytes). (This pa-
rameter will be ignored, if memory_cache_BBs set.)
icache associativity (default: --none--): The associativity of the cache. Use ’1’ for direct-
mapped and ’0’ for fully-associative.
icache miss latency (default: 0): The latency of a cache miss (in cycles).
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3.3 Log Output Configuration
ISPTAP uses the log4cxx-library for logging. The level of the log output is configured by a log
property file, which can be set by the isptap.log properties file parameter in the analysis
configuration file.
4 License and Availability
The ISPTAP tool is licensed under GPL Version 3. The source code is available at
https://github.com/smetzlaff/isptap.
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